Data-Flow Programming Paradigm for High Level Synthesis Improvement
نویسندگان
چکیده
منابع مشابه
A High-Level Programming Paradigm for SystemC
The SystemC language plays an increasingly important role in the system-level design domain, facilitating designers to start with modeling and simulating system components and their interactions in the very early design stages. This paper presents the SCPEx language which is built on top of SystemC and which extends SystemC’s programming model with a message-passing paradigm. SCPEx’s message-pa...
متن کاملEquivalence Checking for High - Level Synthesis Flow
An abstract of the thesis of Yan Chen for the Master of Science in Computer Science presented July 8, 2008. Title: Equivalence Checking for High-Level Synthesis Flow High-level synthesis provides a promising solution to design complicated circuits, but the lack of designers’ confidence in correctness of synthesis tools prevents the wide acceptance in engineering practice. I develop an equivalen...
متن کاملHigh Level Synthesis Of Multi-Precision Data Flow Graphs
Anand Pande* Broadcom India Pvt. Ltd. Sara farazi , 87/27, Richmond Road, Bangalore-25 [email protected] Mahesh M. Mehendale Texas Instruments (I) Ltd. Golf View Homes, Murugeshpalaya, Bangalore17 [email protected] A number of DSP algorithms involve linear transforms employing weighted sum computations, where the weights are fixed at design time. Add-shvt implementation of such a comput...
متن کاملHigh Level Synthesis of Asynchronous Circuits from Data Flow Graphs
This paper presents a toolbox for the automatic generation of asynchronous circuits starting from a data flow graph description. The toolbox consists of a scheduling and code generation tool. We use traditional scheduling algorithms as for synchronous circuits, but have replaced the implied synchronous controller for an asynchronous distributed control network. The control circuit allows for tr...
متن کاملTestability Improvement During High-Level Synthesis
Improving testability during the early stages of HighLevel Synthesis (HLS) reduces test hardware overheads, test costs, design iterations, and also improves fault coverage [1]. In this paper, we present a novel register allocation algorithm which is based on weighted graph coloring, targeting testability improvement. 1. Proposed testability model In our register allocation method, we construct ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computers
سال: 2018
ISSN: 1796-203X
DOI: 10.17706/jcp.13.6.622-637